

Navy Case No. 83730

I HEREBY CERTIFY THAT THIS CORRESPONDENCE IS BEING DEPOSITED WITH
THE UNITED STATES POSTAL SERVICE AS "EXPRESS MAIL POST OFFICE TO ADDRESSEE"


EXPRESS MAIL LABEL NUMBER EV 013492198 US IN AN ENVELOPE
ADDRESSED TO:

COMMISSIONER OF PATENTS AND TRADEMARKS
WASHINGTON, DC 20231

ON 5 MARCH 2002

DATE

BY



SIGNATURE OF DEPOSITOR

Rhea J. McGehee

TYPED OR PRINTED NAME OF DEPOSITOR

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:
ERIC N. CARTAGENA

Examiner: XXXX
Art Unit: XXXX

This application is a division of:
Serial No. 09/517,292 / Navy Case No. 75881
Filed: 2 March 2000

FOR: COMPLIMENTARY VERTICAL BIPOLAR JUNCTION TRANSISTORS
FABRICATED OF SILICON-ON-SAPPHIRE USING WIDE BASE PNP TRANSISTORS

PRELIMINARY AMENDMENT

Hon. Commissioner of Patents and Trademarks
Washington, DC 20231

Sir:

In conjunction with the filing of a divisional application under 37 CFR 1.53(b), the following amendment is submitted. For this divisional application, please amend parent application 09/517,292 (Navy Case No. 75881), a copy of which is enclosed, as follows:

In the Description:

Navy Case No. 83730

Please rewrite the description as follows: (A clean version of the applicable portion of the description is provided immediately below. Provided as an attachment to this amendment is a marked-up version of the prior pending applicable portion of the description with all changes shown.)

On page 1, between lines 3 and 4, please insert the following:

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a division of United States Patent Application Serial Number 09/517,292 filed 2 March 2000.

The paragraph starting on page 3, line 5:

Most of the development of bipolar junction transistors of silicon-on-sapphire has been concentrated in the area of lateral bipolar junction transistors, epitaxial vertical bipolar junction transistors, and heteroepitaxy bipolar junction transistors. This work has been recorded respectively by P.K. Vasudev in his article in the IEEE Circuits and Devices magazine titled: Recent Advances in Solid-Phase Epitaxial Recrystallization of SOS with Applications to CMOS and Bipolar Devices, of July 1987, pp. 17-19; by F.P. Heiman and P.H. Robinson in their article in *Solid State Electronics* titled: Silicon-on-Sapphire Epitaxial Bipolar Transistors of 1968, Volume 11, pp. 411-418; and by E.N. Cartagena, B.W. Offord and G. Garcia in their article in *Electronics Letters* titled: Bipolar Junction Transistors Fabricated in Silicon-on-Sapphire of 1992, Volume 28, pp. 983-985.

The paragraph starting on page 6, line 19:

Navy Case No. 83730

Referring to FIGS. 1A and 1B, cross-sectional views of complimentary vertical bipolar junction transistors 10 fabricated of silicon-on-sapphire according to the invention are shown. The elements of these transistors will be discussed first. Following this will be a discussion of the steps used to fabricate these transistors.

The paragraph starting on page 9, line 15:

FIG. 9 illustrates a process used to create an N⁺ region in wafer 34 that is part of sub-collector region 26 of NPN vertical transistor 14 illustrated in FIG. 1. Photoresist layer 56 is produced by coating all of wafer 34 with photoresist and selectively removing the resist from certain regions of the wafer as is well-known to those knowledgeable in the art of semiconductor processing. Implantation to form the N⁺ region may utilize arsenic (As) ions for example at 80 KeV at a dose of 3×10^{15} ions/cm². Photoresist layer 56 prevents the ions from penetrating into region 58. However the As ions readily penetrate into region 60 of wafer 34.

In the Claims:

Please rewrite the claims as follows: (A clean version of the applicable portion of the claims is provided immediately below. Provided as an attachment to this amendment is a marked-up version of the prior pending applicable portion of the claims with all changes shown.)

Please cancel claims:12-18.

Navy Case No. 83730

Please amend the claims as follows:

CLAIM 8 (amended)

The method of claim 1 further including the steps of:

forming a P+ collector plug region in said N base region for said PNP transistor so that said P+ collector plug region is incorporated into said P+ collector for said PNP transistor;

forming an N+ collector plug region in said P intrinsic base region for said NPN transistor so that said N+ collector plug region is incorporated into said N collector region of said N+ sub-collector region for said NPN transistor;

forming individual conductive metal contacts with said collector plug regions; and

forming an oxide region between said collector plug metal contacts.

Please add the following new claims:

CLAIM 19

A method for fabricating complementary vertical PNP and NPN bipolar junction transistors, said method comprising:

forming said PNP and said NPN transistors on a single substrate, wherein forming said PNP and NPN transistors includes forming an N silicon layer to become an intrinsic base region for said PNP transistor and a collector region for said NPN transistor.

CLAIM 20

Navy Case No. 83730

1 The method according to claim 19 wherein said single substrate is a sapphire substrate.

Remarks

Applicant hereby respectfully requests that the above-identified co-pending parent application (Serial No. 09/517,292) be amended as indicated. The present application is a divisional application of this co-pending application. In this divisional application, method claims are presented pertaining to the invention of parent application Serial Number 09/517,292.

By this amendment, Applicant has amended the disclosure to be one and the same as the parent application as amended. An additional amendment has been made to the disclosure to correct a typographical error not previously found. This typographical error lies on page 9, in the paragraph starting at line 15. Original method claims are hereby presented. One of these method claims has been amended by this preliminary amendment to provide consistency with the description and drawings. Additional method claims are also presented. Claims 1-11 and 19-20 should remain in the application.

Any inquiry concerning this case should be directed to Applicant's attorney, Mr. Peter Lipovsky at (619) 553-3001.

Respectfully submitted,

by

PETER A. LIPOVSKY
Registration No. 32,580
Attorney for Applicant

PETER A. LIPOVSKY
Registration No. 32,580
Attorney for Applicant

Registration No. 32,580

Attorney for Applicant

28 February 2002
Commanding Officer
Attention: Peter A. Lipovsky
SPAWARSYSCEN SAN DIEGO, Code 20012
53510 Silvergate Ave Rm 103
San Diego, CA 92152-5765
(619) 553-3824

Commanding Officer

Attention: Peter A. Lipovsky

SPAWARSYSCEN SAN DIEGO, Code 20012

53510 Silvergate Ave Rm 103

San Diego, CA 92152-5765

(619) 553-3824

37 CFR 1.121(b)(2) ATTACHMENT

In the Description:

On page 1, between lines 3 and 4, please insert the following:

CROSS-REFERENCE TO RELATED APPLICATION

This application is a division of United States Patent Application Serial Number 09/517,292 filed 2 March 2000.

The paragraph starting on page 3, line 5:

Most of the development of bipolar junction transistors of silicon-on-sapphire has been concentrated in the area of lateral bipolar junction transistors, epitaxial vertical bipolar junction transistors, and heteroepitaxy bipolar junction transistors. This work has been recorded respectively by P.K. Vasudev in his article in the IEEE Circuits and Devices magazine titled: Recent Advances in Solid-Phase Epitaxial Recrystallization of SOS with Applications to CMOS and Bipolar Devices, of July 1987, pp. 17-19; by F.P. Heiman and P.H. Robinson in their article in *Solid State Electronics* titled: Silicon-on-Sapphire Epitaxial Bipolar Transistors of 1968, Volume 11, pp. 411-418; and by E.N. Cartagena, B.W. Offord and G. Garcia in their article in *Electronics Letters* titled: Bipolar Junction Transistors Fabricated in Silicon-on-Sapphire of 1992, Volume 28, pp. 983-985.

The paragraph starting on page 6, line 19:

Referring to FIGS. 1A and 1B, cross-sectional views of complimentary vertical bipolar

Navy Case No. 83730

junction transistors 10 fabricated of silicon-on-sapphire according to the invention [is] are shown. The elements of these transistors will be discussed first. Following this will be a discussion of the steps used to fabricate these transistors.

The paragraph starting on page 9, line 15:

FIG. 9 illustrates a process used to create an N⁺ region in wafer 34 that is part of sub-collector region 26 of NPN vertical transistor 14 illustrated in FIG. 1. Photoresist layer 56 is produced by coating all of wafer 34 with photoresist and selectively removing the resist from certain regions of the wafer as is well-known to those knowledgeable in the art of semiconductor processing. Implantation to form the N⁺ region may utilize arsenic (As) ions for example at 80 KeV at a [does] dose of 3×10^{15} ions/cm². Photoresist layer 56 prevents the ions from penetrating into region 58. However the As ions readily penetrate into region 60 of wafer 34.

Please amend the claims as follows:

CLAIM 8 (amended)

- 1 The method of claim 1 further including the steps of:
- 2 forming a P⁺ collector [plugs] plug region in said N base region for said PNP transistor
- 3 so that said P⁺ collector [plugs are] plug region is incorporated into said P⁺ collector for said
- 4 PNP transistor;
- 5 forming an N⁺ collector plug [regions] region in said [N collector region] P intrinsic base

6
7
8

region for said NPN transistor so that said N+ collector [plugs are] plug region is incorporated into said N collector region of said N+ sub-collector region for said NPN transistor;

forming individual conductive metal contacts with said collector plug regions; and

forming an oxide region between said collector plug metal contacts.